VLIW Implementation of a Multiprocessor Reconfigurable Architecture
نویسندگان
چکیده
The X4CP32 is an architecture that combines both Parallel and reconfigurable paradigms. It consists of grid of Reconfigurable and Programming Unit (RPU), responsible for all the processing and program flow. This paper presents architectural modification in order to maximize the computational use of the Cells in a RPU. A change to a very large instruction word (VLIW) philosophy in the RPU was implemented to reach the objective. This changes raise the Instructions per Cycle of the RPU from 0.5 to 1 with no area overhead and no influence in clock frequency.
منابع مشابه
ρ-VEX: A parameterizable and reconfigurable VLIW processor core for Molen
For my MSc project at the Computer Engineering Laboratory at Delft University of Technology I will design and implement a reconfigurable Very Large Instruction Word (VLIW) processing core, for use within the Molen[6, 9] reconfigurable processing paradigm. The Instruction Set Architecture (ISA) used for this processing core will be VEX[2] (VLIW Example), which is loosely modeled on the ISA of th...
متن کاملArchitecture and Compiler Support for a VLIW Execution Model on a Coarse-Grained Reconfigurable Array
Architecture and Compiler Support for a VLIW Execution Model on a Coarse-Grained Reconfigurable Array
متن کاملA Model for an Intelligent Operating System for Executing Image Understanding Tasks on a Reconfigurable Parallel Architecture
Parallel processing is one approach to achieving the large computational processing capabilities required by many real-time computing tasks. One of the problems that must be addressed in the use of reconfigurable multiprocessor systems is matching the architecture configuration to the algorithms to be executed. This paper presents a conceptual model that explores the potential of artificial int...
متن کاملTwo-Level Controlled Parallel Reconfigurable Architecture
After reviewing the key technologies of microprogramming, this paper focuses on the utilization of twolevel microprogramming scheme combined with multiprocessor parallelism. Based on our experience by the development of the two-level microprogrammed multiprocessor machine, called MUNAP, and the increasing importance of reconfigurable parallel architecture, we propose a new two-level controlled,...
متن کاملA Reconfigurable and Hierarchical Parallel Processing Architecture: Performance Results for Stereo Vision
The degree of exploitable parallelism in computer vision tasks varies with time and image position. Therefore, an architecture for vision must be highly flexible and modular. In this paper we consider one such multiprocessor architecture (NETRA) which is highly reconfigurable and does not involve the use of complex interconnection schemes. The topology of this multiprocessor is recursively defi...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2004